Altera_Forum
Honored Contributor
Honored ContributorASYNC_REG attribute for Altera FPGA
Hello everybody, I'm doing a FLL design in VHDL. It works on Xilinx ISE by using the ASYNC_REG attribute on the proper signals. Thus, I would like to know if something equivalent exists fo...
