Async FIFO 2 Clock code advice - VHDL

Hi all, I want to ask if someone can advice me an Async FIFO with 2 clocks code in VHDL that works. I know Xilinx provide already build in FIFO IP core, but since I want possibility to mig...