Forum Discussion
Altera_Forum
Honored Contributor
8 years agoassign two clocks
Hi, I have a design with two clocks. The first one (named "clk") is correctly assigned in my sdc file with: create_clock -name "clk" -period 5.000ns but my second clock (named "clock2")...
Altera_Forum
Honored Contributor
8 years agoThank you both but I still have another warning:
Warning (332060): Node: *|clock2 was determined to be a clock but was found without an associated clock assignment.
Warning (332061): Virtual clock clock2 is never referenced in any input or output delay assignment.