assign `define macro with user function

Hello,

I know the following line is possible in SystemVerilog and Verilog:

`define SQRT_2 $sqrt(2)

But, I want to do the following:

`define MY_CONSTANT $my_defined_function(5)

Does anyone know if is it possible?

Thanks.