Altera_ForumHonored Contributor10 years agoAssign all zeroes to unsigned Hi, I want to assign all zeroes to an unsigned signal. I've been using ( others => '0' ) for STD_LOGIC_VECTOR signals, but when i attempt to do the same for unsigned, i get an error: Error (105...Show More
Altera_ForumHonored Contributor10 years agoUnsigned is a base 10 nuber without a sign. So assigning 0 should work. unsigned_sig <= 0;
Recent DiscussionsTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignThe quartus license works with version 25.0 but not with version 17.0