Forum Discussion

New Contributor

7 years ago

Are there any known issues creating .jbc files with Quartus 18?

I have been successful making .jbc files for a Max 5 CPLD using Quartus 13.1. I now need to do a similar thing for a Max 10 FPGA. I've heard issues regarding Quartus 17+ and generating .jbc files. Ar...

Vicky1

Regular Contributor

7 years ago

Hi,

I used MAX 10 development kit & Quartus 18.1 Lite edition to check .jbc programming using Embedded Intel FPGA Download Cable II (JTAG) & I could able to program the .jbc & _pof.jbc files generated using below link,

https://www.intel.com/content/www/us/en/programmable/documentation/sss1393988509894.html#pfa1517985961879

Refer the attachment & screenshot & let me know if you have any different concern.

Regards,

Vikas

Forum Discussion

Are there any known issues creating .jbc files with Quartus 18?

Recent Discussions

Connection bit order between hierarchy

How to fix Error(23782): Failed to find an expected report

Quartus 22.1 and 23.1 Synthesis Error

Could not link 'vsim_auto_compile.dll' error troubleshooting.

Failed to run ip-setup-simulation: