Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Any difference between these processes ?

Is there any deep meaning behind the "standard" process declaration regarding "en" signal ? : process (clk, rst) begin if (rst = '0') then q1 <= '0'; elsif (rising_edge(clk)) then if ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

Moreover you may not put enable on all registers in the process.

--- Quote End ---

Very simple thing, but I didn't think about it, thanks !