Forum Discussion
Altera_Forum
Honored Contributor
12 years agoYou'll want a generate statement
In this example: http://www.asic-world.com/verilog/verilog2k2.html You can replace memory U with your always structure Just be sure you don't generate multiple drivers for whatever reg you are writing