Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

ALTPLL in Mega Wizard

Hi, I generated a PLL using Mega Wizard. It creates a clock with 50MHz and 5% duty cycle. I need to increase the duty cycle from the top level entity using a loop. In the PLL code duty cycle is ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Generics are constant parameters, they can't be connected to signals. Furthermore, a PLL's frequency or duty cycle isn't easily variable at runtime, only possible through PLL reconfiguration. Read the respective device manual for hardware features available with your FPGA family.