Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

altlvds with shared pll

Hello,

I am using a Cyclone with one PLL available and I want to have a LVDS Transmitter and Receiver which are sharing this PLL. I tried to follow the instructions of the Design Guidelines for Implementing LVDS Interfaces in Cyclone Series Devices (App Note 479) but the Quartus Fitter quits with the following error message:

Error: Project requires 2 fast or enhanced PLLs, but the target device can contain only 1 fast or enhanced PLLs

Could someone help me, please! I have no idea what I can do about this. I also tried to connect the outclk from the receiver to the inclk of the transmitter but then I get this error message:

Error: inclk0 port of PLL ... must be driven by a non-inverted input pin or, in a fast PLL, the output of a PLL.

Thanks in advance

Stephan

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Hello,

    I just did the same work you mentioned, and it works well.

    You should make sure the same areset and input clock frequency of Txr and Rxr.

    How is your design going on?