Hello everybody, I have a probleme with my project, I have generated a ALTLVDS witha a external PLL megacore, I add an ALTIObuf iorder to have two outputs (lvds_out+ and lvds_out-) I simulate every things is ok but when I start to assigne the pins in pin editor I put the location an for the I/O standard I use LVDS and when compiling I have this error : error : pin H3 does not support I/O standard LVDS for lvds_out[0] error : pin H3 does not support I/O standard LVDS for lvds_out[1] I am using quartus 10.1 plse helppppppppppp

nobody is here??? ^plse, it's been 4 days that I have this problem

You'll only ever get responses if you provide enough information. You have not stated the part number you are using. You have not stated that you have confirmed that the I/O pad you are assigning supports LVDS. The error is telling you that the pin H3 can not be used for LVDS: "error : pin H3 does not support I/O standard LVDS" So go and read the data sheet and see if that truly is the case. You can use general purpose I/O pins to emulate LVDS, but it requires an external resistor network. Cheers, Dave

Hello, I am so sorry, I am just new in this forum, and my english is not so good that's why I was not so clear. I am using quartus 10.1 and stratix iv GX I am working on a project to realize a DVI interface using serdes. I did all my blocs using sopc builder and megawizard. on my output I must have 8 chennels of outputs (chR+, chR-, chB+, chB-, chG+, chG-) of one bit each one. I used the ALTLVDS for the serdes then i had 4 outputs, and to have the (-) and the (+) for each one I used ALTIOBUF. When I assigned the pins name in the assignement editor I don't know which caracteristic I must have to this pins. hope I was clear and thank you a lot for your replay. :)

Hi bourazza, --- Quote Start --- Hello, I am so sorry, I am just new in this forum, and my english is not so good that's why I was not so clear. --- Quote End --- Your English is just fine, as I commented, you didn't tell us what you had tried already. --- Quote Start --- I am using quartus 10.1 and stratix iv GX I am working on a project to realize a DVI interface using serdes. I did all my blocs using sopc builder and megawizard. on my output I must have 8 chennels of outputs (chR+, chR-, chB+, chB-, chG+, chG-) of one bit each one. I used the ALTLVDS for the serdes then i had 4 outputs, and to have the (-) and the (+) for each one I used ALTIOBUF. When I assigned the pins name in the assignement editor I don't know which caracteristic I must have to this pins. hope I was clear and thank you a lot for your replay. :) --- Quote End --- You haven't stated which physical pins on the device you have tried. You didn't state exactly which Stratix IV GX device part number you are using. The answer to your question can be found in the pin connections guideline spreadsheet found on the Altera web site; http://www.altera.com/literature/dp/stratix4/pcg-01005.pdf and in the pinout for your specific part number: http://www.altera.com/literature/lit-dp.jsp?category=stx%204&showspreadsheet=y You need to check which pins are capable of operating with LVDS logic levels. Is this a custom board, or an Altera kit? If it is an Altera kit with an HSMC connector, then pins on that connector have been defined LVDS operation eg., see the Stratix IV GX development kit. Cheers, Dave

--- Quote Start --- error : pin H3 does not support I/O standard LVDS for lvds_out[0] error : pin H3 does not support I/O standard LVDS for lvds_out[1] --- Quote End --- Sounds like two pins are assigned to the same location, which would be an error on it's own. --- Quote Start --- I used the ALTLVDS for the serdes then i had 4 outputs, and to have the (-) and the (+) for each one I used ALTIOBUF. When I assigned the pins name in the assignement editor I don't know which caracteristic I must have to this pins. hope I was clear and thank you a lot for your replay. --- Quote End --- As discussed in many similar threads, you don't need an ALTIOBUF primitive to assign LVDS in- or outputs. Just assign an LVDS IO standard to the non-inverted pin of a differential pair. Quartus will supplement the inverted pin assignment automatically. Stratix family FPGA have dedicated LVDS in- and output drivers. You can only assign one of the dedicated drivers. The Quartus Pin Planner can ease this operation, because it knows about available pin locations.

ALTLVDS pin parametres in assignment editor

15 Replies

Altera_Forum
Honored Contributor
14 years ago
The problem is that all the pins are given to me I can't change them. And the problem is what to put in assignment editor apart from the location? (I/O standard, termination....) because I don't know what to add else, I am so sorry I am asking a lot of questions :$
Altera_Forum
Honored Contributor
14 years ago
--- Quote Start ---
How can I knew which pin support lvds?
--- Quote End ---

The references I provided links to tell you.

Please make an attempt at reading the documentation people helpfully supply you, otherwise you will find that you will stop getting responses.

Cheers,
Dave
Altera_Forum
Honored Contributor
14 years ago
--- Quote Start ---
The problem is that all the pins are given to me I can't change them. And the problem is what to put in assignment editor apart from the location? (I/O standard, termination....) because I don't know what to add else, I am so sorry I am asking a lot of questions
--- Quote End ---
Please describe what you are trying to communicate with over these pins.

How do you know the standard needs to be LVDS?

Is the link to the device you are communicating with AC or DC coupled?

Can you provide the data sheet of the device?

How about schematics of the FPGA board you are using?

Cheers,
Dave
Altera_Forum
Honored Contributor
14 years ago
Hi,
Thank you for your replay and your help, you were right, I changed the altlvds to altgx because of the pins chosen. and now it works
thank you again :)
Altera_Forum
Honored Contributor
14 years ago
--- Quote Start ---

... now it works ...

--- Quote End ---

Great!

Cheers,
Dave

Forum Discussion

ALTLVDS pin parametres in assignment editor

15 Replies

Recent Discussions

Regarding the issue of UFM not starting

ram retiming

Reset Release IP for Agilex needs Stratix 10 device files installed!

Licensing ‘Know-How’ Guide

Timing analysis - long combinational path