Altera_ForumHonored Contributor14 years agoALTLVDS pin parametres in assignment editor Hello everybody, I have a probleme with my project, I have generated a ALTLVDS witha a external PLL megacore, I add an ALTIObuf iorder to have two outputs (lvds_out+ and lvds_out-) I simulate every t...Show More
Altera_ForumHonored Contributor14 years agonobody is here??? ^plse, it's been 4 days that I have this problem
Recent DiscussionsRegarding the issue of UFM not startingram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational path