altera_sc_fifo problem - invalid first transfer

Hello everyone! I am developing design, which includes Altera's Single Clock FIFO implementation. Unfortunately it doesn't seem to work properly. In my earlier projects valid transfers too...