Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Altera PCIe Hard IP avmm for cyclone V quartus synthesis warnings

Good Afternoon, I'm using the PCIe Hard IP avmm Gen2 x1 in my design. There are a clock generator, a reset generator, the Hard IP configured as endpoint and an on-chip memory. I created the syn...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

For the transceiver reconfiguration controller, yes, it is mandatory to connect it to the Hard IP to allow offset cancellation performed for transceiver channels.