altera GPIOip could be inferred on VHDL on Verilog instead of generated from ip ?

Hi to all, in the user guide I did't find any possibility to infer the altera_gpio ip in the rtl code (both VHDL or Verilog), it is possible? or the ip should be generate every time for specifical use (for example DDR GPIO, LVDS GPIO, bidir GPIO and so on... )

Thanks