Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

ALTDDIO_IN pipeline delay differs from documentation

I'm using MegaWizard on Quartus II 9.0 to generate a DDR input buffer, and the hardware being synthesized doesn't match the documentation. The documentation (http://www.altera.com/literature/ug/ug_al...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

The altddio user guide shows a circuit corresponding to the second (RTL) schematic in all versions I'm aware of (Figure 1-1 in V4.1 - V10.0). The Cyclone (I) Handbook circuit is actually different. Beginning with Cyclone II, the documentations seems to be consistent in this regard.