Forum Discussion

Honored Contributor

10 years ago

Accessing SRAM from NIOS and Verilog Module

Hi, I have implemented the Web Server example on the DE2-115 and modified it a bit to send data over ethernet to the DE2-115 board and store it in the SRAM. This data is around 1Mbit . Next I ...

Altera_Forum

Honored Contributor

10 years ago

SGDMA IP might consume quite lots of resources and overkill for your simple requirement. If you're willing to spend some time studying avalon specification, it will be easy to build a custom GPIO module with avalon-mm master interface. Here's avalon specification https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/manual/mnl_avalon_spec.pdf

Forum Discussion

Accessing SRAM from NIOS and Verilog Module

Recent Discussions

how to reduce clock skew between synchronous clock

error in JTAG server (error code 35) and autodetect (unable to scan device chain) Quartus 18.1

Unable to detect the device

Quartus Eda_Writer keeps crashing

Tensor block usage