Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorabout time quest constraints
Hi to all. I have a little question. I have cyclonevgt dev board. I have to connect a D/A converter to pins of fpga. I create a PLL clock out 100Mhz, routed at a pin of fpga. I create a...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- Thank you! Max and min delays are delays from data bus referenced to clock, right? I set it from timequest menu? --- Quote End --- you put your constraints in sdc file(edit by hand or through timequest). reference clock should be output clock that goes to DAC (not input clock to PLL) so you need to declare the output clock.
