Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

About My VHDL Task

Hi, as a beginner in VHDL, I like to hear comments and ideas from you. I have a task to do, my lecturer sent me a code but I couldn't find out. This's the code. -- library ieee; u...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

The reg table only has 16 elements. It does seem a design flaw to count only from 0 to 14, rather than 0 to 15. It cannot run until 20 because it would overflow the reg array.