Ability to quickly integrate IPs in OpenCL

Question

hello,

I'm MESSELKA Mohamed Student at University Polytechnic of Valencia, I'm working on my final project and I need a document about ''Ability to quickly integrate IPs in OpenCL'' to insert a Verilog Code in OpenCL, so please I need your help to write my memory and I hope you will contact me as soon as possible, my email: m14m@live.fr.

see the attached photo will give a clear idea about my question.

thank you in advance.

kind regards

MESSELKA Mohamed

altera_forum · Answer

As far as I know this is not possible, you'll need to adapt the BSP as well, but, maybe, you can change the generated Verilog to your specifications. I have no idea if this will work but that's what I would try.

Again, as far as I know this is not the correct way of doing things.

altera_forum · Answer

Just read this thread:http://www.alteraforum.com/forum/showthread.php?t=51699 Tricky says about the same.

Forum Discussion

Ability to quickly integrate IPs in OpenCL

2 Replies

Recent Discussions

USB-BlasterII mounts as "USB-Blaster variant"

Duplicate_hierarchy_depth / duplicate_register

Quartus messages web search goes to Intel

how to reduce clock skew between synchronous clock

Quartus - Users getting license Notification with new license applied