Altera_ForumHonored Contributor13 years agoA little problem how "open and close and locked door" library ieee; use ieee.std_logic_1164.all; entity uppgift4a_more_2 is port ( -- Insignaler CLOCK, reset_n : IN std_logic; KEY_0, KEY_1 : IN std_logic; -- Utsignaler LEDG_0, LEDG_1,LE...Show More
Altera_ForumHonored Contributor13 years agoWhat kind of error do you have? I only see a double "end case" at the end of the code.
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGDuplicate_hierarchy_depth / duplicate_registerQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?