A Confusing Problem about DCFIFO

Hi,everyone. I am a new here. when i use a dcfifo in my project, i encounter a confusing problem. wrclk is 200MHz and rdclk is 250MHz, they come from different PLL output. The aclr signal is g...