Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

7.2sp1 cant produce working sof

I am using a CII dev board with Q7.2sp1 web edition. The PLL in my Q7.2 niosII project seemed to stop working after some unrelated mods, so I installed Q7.2sp1 thinking it might help. I created...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

You guys seem to think that the setting, "as output tied to gnd" can actually be used without breaking a project. I am telling you that it can't. Try creating a simple project as I did with just one input and one output. Use a bdf, not hdl. If you can get the output to do anything other than sit at gnd (without changing the "output tied to gnd" setting), then your install is behaving differently from mine. Now try to explain how it could ever be useful.