Altera_ForumHonored Contributor13 years ago2 bit carry ripple carry adder delay problem I am working on 2 bit carry using component FA .Each gate has delay 2nsec.Expected delays for carry out =8nsec,so =2 nsec ,s1=6 nsec.but i am getting s0=2nsec,s1=6nsec and carry=4nsec. The code and t...Show MorerippleCarryAdderProblem.pdf124 KB
Recent DiscussionsTiming analysis - long combinational pathQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)qsys-generate outputs Info as ErrorRegarding the issue of UFM not startingReset Release IP for Agilex needs Stratix 10 device files installed!