why nios occupy much more M9K blocks than its on-chip memory size?

thanks for your reply.

from the " test_ft245-RAM Summary.txt" file, i have seen which block occupy how many M9ks.

but i do not understand why it cost so many? and how to use the M9K more efficiently?

for example:

1. The nios' On-Chip Ram uses 32M9Ks as " test_ft245-RAM Summary.txt" file Row 46 shows, but the On-Chip Ram size is 163840 bits, the depth is 5120 and the width is 32bit, it is in Single Port mode.

the total size of 32M9Ks is 294,912bits , almost twice the size of the On-Chip Ram size.

and i check the MAX 10 FPGA datasheet, each M9Ks can be set as a 256*36 single port ram, so 163840 bits should only occupy 20 M9Ks.

2.as you see, a 8x64 Fifo-instantiation needs 512 Bits out of one M9K, but it occupy 1 M9K.

so the rest memory of this M9K has been waste. to this design, this fifo size can be set to 9K without consume more rescoure.

how to change the design, so the rescources can be used more efficiently?

thanks!