Altera_ForumHonored Contributor9 years agoUnpopulated JTAG header on DE1-SoC I can't afford the Altera tools licence so can't debug HPS code over JTAG/Blaster as that isn't afailable with the free toolset. If I solder in a 10 pin header could I then use JTAG & a 3rd par...Show More
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails