Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorUnable to use Nios II/e?
I've been trying to instantiate a Nios II/e core with no success. I am using external SRAM, one 16 bit PIO, and a 50Mhz clock. I am able to synthesize the design, generate the sof file, and con...
Altera_ForumHonored Contributor
Honored ContributorBy the way, suppose I need to add a pipeline bridge to meet timing, what's the best way to do it?
Would this be correct? JTAG MM Master --> Pipeline Bridge --> <Nios II Avalon "system bus">
