Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Uart Baud Rate Drop

Hi all I'm currently facing a somehow strange effect on my custom SoC Board (incl. a Cyclone V SX --> 5CSXFC2C6U23C8(N)). While the preloader and uboot are running (at the moment initialize...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Stefan,

You should double check the PLL and divisors settings for the L4 clock.

This looks to me when you use DS5, a different spl gets loaded, and its L4 setting are not the same ones as U-Boot.

Regards