Forum Discussion
Altera_Forum
Honored Contributor
14 years agoYou either have a problem in the communication with the debugger, or a big problem in the CPU itself... Can you ask your HW engineer to check that the FPGA design is properly constrained and meet all timing requirements?