The problem of data convert

I want to convert the 32 bit data to 24 bit data from the FIFO,the clk is the read signal of the FIFO.the FIFO stop read data when the num is "00".but it's not right when I download the program to the FPGA.maybe there are some other problems in the LCD_CORE,could you help me?

Thank you!