Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

SPI Problems

Hi, I'm trying to get handle with the SPI on a Nios II Core but I don't get it. I have a SPI master and a SPI Slave that I can try to transmit some data from the master to the slave. I connecte...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Thanks for your answer cris.

Ok I understand the circumstances. And this means for me that I need a master and a slave to send and receive data at different time.

But what is about my question, that I can just read the data which was transmitted from the slave to the master at the second time I load my C-Code to the FPGA? And how it is possible to read the dummy at the same time as the data from the slave?

Thanks in advance for you help!