Soc simulation in VHDL

Hello all, I am trying to simulation a Qsys system that contains an HPS but I get the following error in Modelsim : Fatal: (vsim-3362) The type of VHDL port 'clk' is invalid for Verilog co...