Altera_ForumHonored Contributor9 years agoSecure boot from FPGA and AES Hi all, I need to have ability to have a secure boot by flashing the preloader in FPGA and use its AES engine. According to last answer of this post : http://www.alteraforum.com/forum/show...Show More
Altera_ForumHonored Contributor9 years agoThank you, I read both documentation and it seems to fit the needs.
Recent DiscussionsNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS V: Systick based timeouts not available when using internal timerSolvedAshling RISC Free IDE fails to download ELF file