--- Quote Start ---
I have three new questions:
1-How to make the SDRAM available both for the software part (a Nios II cpu in a Qsys system) and the hardware part (a Quartus II design)?
--- Quote End ---
The hardware that needs to access the SDRAM needs to be written as an Avalon-MM master, so that it can initiate SDRAM reads or writes.
Alternatively, your hardware can be an Avalon-MM slave or Avalon-ST sink/source, and you can use a DMA controller to move data from your component to/from SDRAM.
--- Quote Start ---
2-How to tell Qsys that the program of the cpu should be stored in the internal FPGA memory and the data should be stored in the SDRAM?
--- Quote End ---
That is not a Qsys task. That is the job of the linker script.
--- Quote Start ---
3-I've downloaded this file:
http://www.altera.com/products/ip/altera/ocore_sdr_sdram.html and a first problem is the address bus width. In the file it's 12-bit but in the first qsys system it was 13-bit.
--- Quote End ---
You already have a working SDRAM controller (using the standard Altera Avalon-MM SDRAM controller), why are you trying to use this design?
Cheers,
Dave
Honored Contributor
