Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

SDR SDRAM memory tests

Hello, I've designed a board, with 5 separate SDR SDRAM chips, now I've got the PCBs and trying to test the memory reads/writes. 3 of the chips are working fine, however two of them behaves strang...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Well, it's a simple setup, commonly used for Nios: I've placed reset vector on the very beginning of the on-chip ram and exception vector at the beginning + 0x20. On-chip ram size is 128KB (131072 Bytes)