Reference example for NIOS writing to HPS's DDR3 on CycloneV SoC ?

Hi, I am looking for a reference example, ideally for the DE0-Nano SoC (but any CycloneV SoC based example will do), that would allow me to test the following configuration: a NIOS2 implemented in ...