Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

problem wih jtag_uart in Nios when use SSRAM

Hello, I have created the project Nios + TSE + PIO + RS-232 + pll + jtag_uart + SSRAM. Reset vector and exception vector in SSRAM. Through the jtag_uart the Nios sends the statistical information ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

most likely there is something wrong with your byte enables.

--- Quote End ---

Dwesterg, Thanks to you for advice.

I have checked up pin connection Nios interface to SSRAM pins, with byte enable there are no mistakes.

In my first poct I wrote, that If instead of jtag_uart to use RS-232 for sends the statistical information, that in the terminal visible, what Nios + SSRAM to work. From this I draw a conclusion that SSRAM memory is connected to the Nios correctly.