Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

problem- TSEMAC SW reset bit never cleared!

hi, im using cyclone 3 and a phy of marvell in order to implement Ethernet. (nios2, tse from sopc). when the software starts, i get this message: TSEMAC SW reset bit never cleared! i try to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

in the FIFO options:

Memory block -AUTO

width - 32 bit

Depth (for both rx and tx) 2048*32

is that ok?

the DMA should be connected to a descriptor memory and to another memory, what sould be the size of that memory(the the evaluation board of cyclone 3 they use DDR) ?

Thanks

Sharen