Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

problem- TSEMAC SW reset bit never cleared!

hi, im using cyclone 3 and a phy of marvell in order to implement Ethernet. (nios2, tse from sopc). when the software starts, i get this message: TSEMAC SW reset bit never cleared! i try to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I don't know why you don't see anything on the tx side... you should! Are you sure you are using a valid clock, and are triggering on the right condition?

The problem could come from the DMA. You should try and monitor the Avalon Stream interfaces (between the DMAs and the TSE) to see if there is any problem there.

How big are the TSE's tx and rx fifos?