Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

PCIe RootPort+EndPoint Simulation

I have designed two systems - a RootPort and an EndPoint on two different PCBs, each with a NIOS II. Now, I am trying to do system-level simulation with both designs in one testbench.

My Endpoint design does not use a DMA in the normal sense. I managed to simulate the RooPoint example fine, but trying to adapt it to my requirement proved very difficult making it useless.

The test driver is very difficult to follow because it uses the PIPE access and is not general purpose enough.

I would like to do the RP and EP configuration using the PIPE method using two actual designs and the rest via the pcie_rx and pcie_tx wires.

Has anyone done system-level simulation with two real design (not BFM + real)?

P.S. The RP works fine in HW while the EP only responds to enumeration but not memory write/read TLP.

S.

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    12 years ago

    how did you get altera bfm driver with root port configuration? i don't have testbech folder under my root_port folder.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    12 years ago

    When you generate the SOC in QSYS you can add a BFM master. When you synthesize the SOC the BFM drops out. If you have a NIOS II you can hold it in reset by using a "force" command in you testbench. This is so it does not interfere with your simulation.