Forum Discussion

RVadl's avatar
RVadl
Icon for New Contributor rankNew Contributor
7 years ago

PCIe BAR mapping

Background: Our system with Altera Cyclone IV FPGA requires 5 devices namely 3 Ethernet MACs and 2 HDLC channels on Cyclone IV FPGA. We are using a PCIe interface between FPGA and processor. Qu...
Abe's avatar
Abe
Icon for Frequent Contributor rankFrequent Contributor
7 years ago

The PCIe BAR is a register space that you can use to map peripherals into the PCIe subsystem. Each PCIe bus can map upto 32 devices using the BAR. You have to calculate the memory address mapping requirement for each and map them accordingly to the BARs.