Altera_ForumHonored Contributor14 years agonon-cacheable instruction memory Hi at all, I'm new in this forum. I create a Nios II system containing a Nios II/f core, with 2k data cache and 2k instruction cache, and 128k of on chip-memory. I want to run on this system an ...Show More
Recent DiscussionsJTAG_UART stuck in printfNIOS SDK SBOM/FOSS infoNiosV µC/OS-IIRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"