Forum Discussion

Honored Contributor

14 years ago

Nios Processor Troubleshooting Help

Hello, this is my first post on these forums so excuse me if this is already covered elsewhere. I have searched for threads describing problems similar to mine but I haven't figured this out. I...

Altera_Forum

Honored Contributor

14 years ago

http://www.altera.com/literature/hb/cyc2/cyc2_cii5v1_01.pdf

In the table on 5-66, the maximum output for a global clock is 402.5 MHz for my speed grade. My clock is 400 MHz, and although the bit stream isn't as clear as at 40 MHz when measured on the oscilloscope, it still serves my purpose.

Forum Discussion

Nios Processor Troubleshooting Help

Recent Discussions

NIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)

NiosV and juart-terminal

licensing.altera.com never worked

JTAG_UART stuck in printf

Ashling IDE scripted project creation