Forum Discussion
Altera_Forum
Honored Contributor
14 years agoPlease post the output of `jtagconfig --debug` after programming the sof into the device.
Please also confirm that your design meets timing (ie you did not get any critical warnings or errors during synthesis). Designs which fail timing are often a source of weird errors later