Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Nios II Data cache bypass

Hello, I've created a SOPC component, where Avalon-MM slave port is connected directly to the Dual-Port RAM (1 read port, 1 write port). The hardware writes to the DPRAM and I want to reach that d...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I tend to define: 

typedef volatile unsigned int v_uint;

and similar, then use those for reference to hardware data (eg when defining structures that overlay hardware registers).

Makes it easier to get the 'volatile' in the right place.

How are you modifying the data?

You need to ensure that you NEVER access the relevant cache lines.