Forum Discussion
Altera_Forum
Honored Contributor
8 years agohi Anand - Thank you so much for my problem followup.
Sir, I was connecting both master and slave clocks of Clock bridge with CLK50 i.e. external clock which was generating problems. I solved it by connecting m0_clk to afi_clk output of DDR while s0_clk is left with external clock, and it works fine now. Now I am facing another problem BUT closely related to the same issue. I want read the contents of DDR from Base Address using IORD function in NIOS Eclipse using C, It can easily read data in Hex upto 1KB (1024 bytes), 2KB, 3KB also but beyond that if I keep for example MemSize for reading 4096 or say 8192 bytes etc, it stops reading upto approx 3806 (not exactly but approx) bytes then it simply loops out. I am worried why I cannot read data as much I like. I need to read image data from memory which is 100s of KBytes but my system runs out after less than 4KB access. I must add here that there is no problem in C program or subroutine accessing the memory, as same set of C instructions are working perfect to read as much data from memory using software of Altera Sample Project DE4_230_DDR2_UniPHY_14.0 which is simply using DDR, PIOs buttons and LEDs along with necessary controller IPs. While my Project is similar with added Terasic camera IP and related controller for video capture and then PIOs for SD card interface also (Kindly refer to QSYS snapshot I posted in last reply) Do I need use separate clock bridges for PIOS (buttons , LEDs and Switches) and PIOS specially used for CLK, DAT, CMD and WE ports for SD card??sirujjan
New Contributor
1 year agoHello dear
Please can you update if your issue was resolved??
My design testing in eclipse is suffering the same issue exactly. Because my DE-4 board has 1GB SDRAM, so its address range is: 0x4000_0000 - 0x7fff_ffff. But I am unable to fully test it.
Secondly, my DE-4 board consists of another SDRAM (2 separate modules of 1GB each). This second SDRAM addressing in qsys is: 0x0000_0000 - 0x7fff_ffff. I am unable to test this second SDRAM at all.
Please can you help me update about your issue if resolved already?