Forum Discussion
Altera_Forum
Honored Contributor
14 years agoThe timing depends from a number of factors:
- actual device and speed grade - system clock frequency - synthesis result - placement inside fpga ... Then you have different timing even for the very same design.