Altera_ForumHonored Contributor9 years agomSGDMA ST-MM to SDRAM - Issue Hey guys. I'm performing a design which contains a mSGDMA conected to a SoC SDRAM port. I could get it to write data onto the SDRAM by using a Modular SGMDA Dispatcher and a Write Master ...Show More
Altera_ForumHonored Contributor9 years agoI am facing a nearly identical situation, have you made any progress on this?
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails