Forum Discussion

Honored Contributor

8 years ago

most likely problem with devicetree, but why?

Hello all, I have a project wherein the FPGA communicates directly with SDRAM. To enable this i need to run a few commands during boot. namely: >setenv fpga2sdram_handoff 0x111 >run bridge_...

Altera_Forum

Honored Contributor

8 years ago

Hi,

Supported operating system is one of the important criteria, and you may need to be specific to a SOCEDS version for your usage.

I believe this example below can help you more.

https://www.altera.com/content/dam/altera-www/global/en_us/others/support/examples/soc/cv_fpga_to_hps_bridge_design_example_readme.txt

Regards,

CloseCL

(This message was posted on behalf of Intel Corporation)

Forum Discussion

most likely problem with devicetree, but why?

Recent Discussions

NIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)

NiosV and juart-terminal

licensing.altera.com never worked

JTAG_UART stuck in printf

Ashling IDE scripted project creation