Altera_ForumHonored Contributor14 years agoModify SDRAM Controller Cyclone ii - DE1 Hi, I generated a SDRAM Controller using the guide "Using the SDRAM on Altera’s DE1 Board with VHDL Designs". This guide illustrate how to create a SDRAM Controller using SOPC builder in Quartus...Show MoreSDRAM_CONTROLLER.JPG130 KB
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kTest PostError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolved