Altera_ForumHonored Contributor14 years agoModify SDRAM Controller Cyclone ii - DE1 Hi, I generated a SDRAM Controller using the guide "Using the SDRAM on Altera’s DE1 Board with VHDL Designs". This guide illustrate how to create a SDRAM Controller using SOPC builder in Quartus...Show MoreSDRAM_CONTROLLER.JPG130 KB
Recent DiscussionsNiosV µC/OS-IIAshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)Nios-V on Cyclone IVSolvedDebug Know-How: Ashling* RiscFree* NIOS® V debug using Command Line